

Title	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG	3
CPU-Memory	4
CPU-Power , CPU-GND	5~6
DDR III SODIMM 1 , 2	7~8
LYNX PCIE/DMI /USB/CLK	9
LYNX-SATA/HOST/FAN/GPIO/VGA	10
LYNX-SMB/LPC/AUDIO/RTC	11
LYNX -POWER , LYNX -GND	12~13
LYNX STRAPS	14
Mini-PCIE Slot	15
SIO-NUVOTON NCT6779D	16
AUDIO ALC 887 & AMP	17
LAN RTL8111G	18
SATA /USB3.0 Connector	19
USB2.0 / IR / Webcam	20
CARD READER_RTS5139	21
HDMI & NFC	22
EDP (PS8625)/ LVDS/Inverter	23
Single & Multi Touch	24
CPU Power - ISL95812 , MOS	25~26
DDR POWER (NCP5217)	27
PCH Power & ACPI	28
DC-IN / +12V	29
3V/5V (TPS51125RGER)	30
HOTKEY/LED/FAN	31
Manual Parts	32
Power Map	33
GPIO MAP	34
Power Sequence	35
History	36
VGA Connector	37

MS-AA821

Ver: 0A

Intel Sharkbay plamform H81

CPU:

INTEL-Haswell LGA1150

System Chipset:

INTEL-LYNX

Memory:

DDRIII SO-DIMM (1333/1666MHz) * 2 (Dual Channel)

PWM:

VRD12 - ISL95812

OnBoard Chipset:

HD Audio Codec:RTL887

LAN-realtek8111G

SIO:NUVOTON 5533D

SPI ROM: 64 MB

Expansion Slots:

Mini PCI Express Slot * 2

Other:

HDMI*1


SATA3*2


Side USB3.0 *2

REAL USB2.0 *4



COM Port *1


MS-AA821 Block Diagram















MICRO-STAR INT'L CO.,LTD		
MS-AA821		
Size Custom	Document Description CPU-GND	Rev 0A
Date: Thursday, June 06, 2013	Sheet 6 of 37	

H=5.2mm








MICRO-STAR INT'L CO.,LTD

MS-AA821

Size Custom	Document Description DDR III SODIMM 1	Rev 0A
Date: Thursday, June 06, 2013		Sheet 7 of 37

H=11mm




ADDRESS: 010
0xA4





MICRO-STAR INT'L CO.,LTD

MS-AA821



Size Custom	Document Description DDR III SODIMM 2	Rev 0A
Date: Thursday, June 06, 2013		Sheet 8 of 37










<i>VCC3</i>	0.223A
<i>3VA</i>	0.015A
<i>VBAT</i>	6uA
<i>3VSB</i>	0.261A
<i>VCC1_5</i>	0.253A
<i>PCH_1P05</i>	5.921A




PCH decoupling cap



MICRO-STAR INT'L CO.,LTD

MS-AA821

Size Custom	Document Description LYNX-POWER	Rev 0A
Date: Thursday, June 06, 2013		Sheet 12 of 37



MICRO-STAR INT'L CO.,LTD		
MS-AA821		
Size	Document Description	Rev
Custom	LYNX-GND	0A
Date: Thursday, June 06, 2013	Sheet 13 of 37	

PCH Straps




SPKR

Default Mode:

Internal weak Pull-down.

No Reboot Mode with TCO Disabled:
Connect to Vcc3_3 with 8.2k-10k Ohm weak pullup resistor.




GPIO55

Default Mode:

Internal pull-up.

Top Block Swap Mode:
Connect to ground with 4.7k Ohm weak pulldown resistor.



SATA1GP/GPIO19, GPIO51


Default (SPI):
Left both SATA1GP/GPIO19 and GPIO51 floating.
No pull up required.
Boot from PCI:
Connect SATA1GP/GPIO19 to ground with 1k Ohm pull-down resistor.
Leave GPIO51 Floating.
Boot from LPC:
Connect both SATA1GP/GPIO19 and GPIO51 to ground with 1k Ohm pull-down resistor.

Boot device	GPIO51	GPIO19
LPC	0	0
SPI	1	1



GPIO53


Do not pull low.
Connect to ground with 1k Ohm pull-down resistor.



HDA_SDO

Default:
Do not pull high.

Disable ME in Manufacturing Mode:
Connect to VccSusHDA with 1k Ohm pull-up resistor through a jumper.




GPIO37

Enable TLS:
Pull up with 1k Ohm to VccSus3.3.
Default (Disable TLS):
Leave NC. Internal pull down.



MICRO-STAR INT'L CO.,LTD			
MS-AA821			
Size	Document Description		Rev
Custom	LYNX STRAPS		0A
Date:	Thursday, June 06, 2013	Sheet	14 of 37


Wireless LAN(Short Card)



N11-0520040-A81

PCI Express®
Mini Card Electromechanical
Specification
Revision 1.2

TV TUNER(Long Card)



N11-0520040-A81

mSATA
SATA 6G PORT 1
PLAY mSATA







mSATA RX P and N is reversed.




MICRO-STAR INT'L CO.,LTD

MS-AA821


Size Custom	Document Description Mini-PCIE Slot	Rev 0A
Date: Thursday, June 06, 2013		Sheet 15 of 37






RTL8111G Giga LAN




Icc33 average operating supply current from 3.3V
At 1Gbps with heavy network traffic 70mA



Icc10 average operating supply current from 1.0V
At 1Gbps with heavy network traffic 300mA



Reserve ESD Protect
for connector



	MICRO-STAR INT'L CO.,LTD		
	MS-AA821		
	Size Custom	Document Description LAN RTL8111G	Rev 0A
	Date: Thursday, June 06, 2013	Sheet 18 of 37	




SATA 6G PORT 0






SATA 3G PORT 2



1.0 Modify




900 mA SVCC4




MS-AA821

Size Custom	Document Description SATA /USB3.0 Connector	Rev 0A
Date: Thursday, June 06, 2013	Sheet 19 of 37	


POWER CIRCUIT FOR USB PORT 0,1 (REAR)




POWER CIRCUIT FOR USB PORT 2,3 (REAR)




REAR PANEL USB CONNECTOR FOR USB PORT 0,1




REAR PANEL USB CONNECTOR FOR USB PORT 2,3



IR



Webcam



MICRO-STAR INT'L CO.,LTD

MS-AA821

Size	Document Description	Rev
Custom	USB2.0 / IR / Webcam	0A
Date: Thursday, June 06, 2013	Sheet 20 of 37	

```
| CLK - DATA | trace length ≤ 100 mils
| DATA - DATA | trace length ≤ 100 mils
no more 2 via ; 2 inch (maximum)
```

CLK	MODE1 Pin 27 R446	MODE0 Pin 42 R458
48MHz	X	X
24MHz	X	1
12MHz (XTAL)	1	1

9 USB2N9  1 4

9 USB2P9  2 3

L17
4P2R-0R0402-HE

20 mil

VREG 1.8V

C348 C1u10X50402-HF

C168 X_C4.7u6.3X5

Reserved

The schematic diagram shows a 12MHz oscillator circuit. The crystal (X_12MHZ16P_S-RH-4) is connected to a 270K resistor (R398) and two capacitors (C369 and C359, both 5p25N402). The input signal is XTLO and the output is CLK_I. The circuit is powered by a 5V supply (V5) and ground.


R458 X 10KR0402
R459 X 10KR0402
MS_INS#

XD6 R460 0R0402 SP14 C126 X C0.1u10X0402







Pin	Signal	Function
R451	0R0402	SD D3
R452	0R0402	SD CMD
R453	0R0402	SD CLK
R454	0R0402	SD D0
R455	0R0402	SD D1

[illegible]


SP1=SD_D7	/ xD_RE#	n/a
SP2=SD_D6	/ xD_RE#	n/a
SP3=SD_D5	/ xD_CE#	n/a
SP4=SD_D4	/ xD_WE#	n/a
SP5=MS_BS	/ xD_CLE	
SP6=MS_D5	/ xD_ALE	n/a
SP7=MS_D1	/ xD_WP#	
SP8=MS_D4	/ xD_D0	n/a
SP9=MS_D0	/ xD_D1	
SP10=MS_D2	/ xD_D2	
SP11=MS_D6	/ xD_D3	n/a
SP12=MS_D3	/ xD_D4	
SP13=MS_D7	/ xD_D5	n/a
SP14=MS_CLK	/ xD_D6	
SP15=SD_WP	/ xD_D7	




HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)




HPD



For EMI




EMI




MICRO-STAR INT'L CO.,LTD			
MS-AA821			
Size	Document Description	Rev	
Custom	HDMI	0A	
Date: Thursday, June 06, 2013		Sheet	22 of 37

Multi Touch







NFC




MICRO-STAR INT'L CO.,LTD			
MS-AA821			
Size	Document Description		Rev
Custom	Multi Touch & NFC		0A
Date: Thursday, June 06, 2013		Sheet	24 of 37


VCCP POWER




DDR III 1.5V POWER





PCH Power:1.05V 5.917 A
GPU Power:1.05V 2.853 A




PCH Power:1.5V 0.253 A
Mini PCIE Power:1.5V 1 A





VCC1_5_CTRL_INPUT:
0:1P05V low or S3 low
1:1P05V HIGH and S3 HIGH



MICRO-STAR INT'L CO.,LTD			
MS-AA821			
Size	Document Description		Rev
Custom	PCH Power & ACPI		0A
Date:	Thursday, June 06, 2013	Sheet	28 of 37







19V TO 12V



Trace list for layout==>Width:25 , Spacing:20
HG_R_U11
PHASE_R_U11
LG_U11






			MICRO-STAR INT'L CO.,LTD	
			MS-AA821	
Size	Custom	Document Description	DC-IN / +12V	
Date:	Thursday, June 06, 2013	Sheet	29	of 37




EUP Function.

5533D into Deep DS# is high
R484 · R304 Stuff
R411 · Q33 No Stuff


SLP_SUS# into DSW is Low
R411 · Q33 Stuff
R484 · R304 No Stuff



MICRO-STAR INT'L CO.,LTD			
MS-AA821			
Size	Custom	Document Description	3V5V (TPSS112SRGER)
Date	Thursday, June 06, 2013	Sheet	30 of 37






LABEL1
RESISTER
BIOS LABEL








HDMI Royalty


LABEL2
HDMI ROYALTY
Certificated
HDMI_ROYALTY_0.04



Optical Fiducial Marks-120




MICRO-STAR INT'L CO.,LTD			
MS-AA821			
Size	Document Description		Rev
Custom	Manual Parts		0A
Date:	Thursday, June 06, 2013	Sheet	32 of 37



Lynx Point Platform

GPIO	Alt Func	Type	POWER	SMI	TOL	DEFAULT	SIGNAL NAME	Pull up or Pull down	BIOS
GPIO0	BMBUSY#	I/O	CORE	Y	3.3V	GPI	BM_BUSY#	Pull-up 10K to VCC3	No USE
GPIO1	Unmultiplexed	I/O	CORE	Y	3.3V	GPI	WLAN2_PWRON	Pull-up 10K to VCC3	WLAN2_PWRON
GPIO2	PIRQE#	I/OD	CORE	Y	5V	GPI	PCH_GPIO2	Pull-up 4.7K to VCC3	MON_PWRBTN
GPIO3	PIRQF#	I/OD	CORE	Y	5V	GPI	PCH_GPIO3	Pull-up 10K to VCC3	D-MC
GPIO4	PIRQG#	I/OD	CORE	Y	5V	GPI	PCH_GPIO4	Pull-up 4.7K to VCC3	MODE_SELBTN
GPIO5	PIRQH#	I/OD	CORE	Y	5V	GPI	PCH_GPIO5	Pull-up 4.7K to VCC3	SEL_UP
GPIO6	Unmultiplexed	I/O	CORE	Y	3.3V	GPI	PCH_GPIO6	Pull-up 4.7K to VCC3	SEL_DOWN
GPIO7	Unmultiplexed	I/O	CORE	Y	3.3V	GPI	PCH_GPIO7	Pull-up 10K to VCC3	No USE
GPIO8	Unmultiplexed	I/O	Suspend	Y	3.3V	GPO	ICC_EN	Pull-down	STRAP
GPIO9	OC5#	I/O	Suspend	Y	3.3V	Native	OC5#	Pull-up 10K to 3VSB	OC5#
GPIO10	OC6#	I/O	Suspend	Y	3.3V	Native	OC6#	Pull-up 10K to 3VSB	OC6#
GPIO11	SMBALERT#	I/O	Suspend	Y	3.3V	Native	PCH_SMBALERT#	Pull-up 10K to 3VSB	No USE
GPIO12	LAN_PHY_PWR_CTRL	I/O	DSW	Y	3.3V	Native	PCH_PGIO12	N/A	No USE
GPIO13	HDA_DOCK_RST#	I/O	Suspend	Y	3.3V	GPI	PCH_GPIO13	Pull-up 10K to 3VSB	No USE
GPIO14	OC7#	I/O	Suspend	Y	3.3V	Native	PCH_GPIO14	Pull-up 10K to 3VSB	MON_LED
GPIO15	Unmultiplexed	I/O	Suspend	Y	3.3V	GPO	PCH_GPIO15	N/A	CHARGER_EN
GPIO16	SATA4GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO16	Pull-up 10K to VCC3	No USE
GPIO17	Unmultiplexed	I/O	CORE	N	3.3V	GPI	WLAN1_PWRON	Pull-up 10K to VCC3	WLAN1_PWRON
GPIO18	PCIECLKRQ1#	I/O	CORE	N	3.3V	Native	PCIECLKRQ1#	Pull-up 10K to VCC3	PCIECLKRQ1#
GPIO19	SATA1GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO19	Pull-up 10K to VCC3	STRAP
GPIO20	PCIECLKRQ2#	I/O	CORE	N	3.3V	Native	PCIECLKRQ2#	Pull-up 10K to VCC3	PCIECLKRQ2#
GPIO21	SATA0GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO21	Pull-up 10K to VCC3	No USE
GPIO22	SCLOCK	I/O	CORE	N	3.3V	GPI	PCH_GPIO22	Pull-up 10K to VCC3	No USE
GPIO23	LDRQ1#	I/O	CORE	N	3.3V	Native	NC	N/A	No USE
GPIO24	Unmultiplexed	I/O	Suspend	N	3.3V	GPO	PCH_GPIO24	N/A	CHARGER_S0
GPIO25	PCIECLKRQ3#	I/O	Suspend	N	3.3V	Native	PCIECLKRQ3#	Pull-up 10K to 3VSB	PCIECLKRQ3#
GPIO26	PCIECLKRQ4#	I/O	Suspend	N	3.3V	Native	PCIECLKRQ4#	Pull-up 10K to 3VSB	PCIECLKRQ4#
GPIO27	Unmultiplexed	I/O	DSW	N	3.3V	GPI	PCH_GPIO27	Pull-up 10K to 3VA	No USE
GPIO28	Unmultiplexed	I/O	Suspend	N	3.3V	GPO	PCH_GPIO28	N/A	CHARGER_S1
GPIO29	SLP_LAN#	I/O	DSW	N	3.3V	Native	PCH_GPIO29	N/A	No USE
GPIO30	SUSWARN# SUSWRNACK	I/O	Suspend	N	3.3V	Native	SUSWARN#	N/A	SUSWARN#
GPIO31	Unmultiplexed	I/O	DSW	N	3.3V	GPI	PCH_GPIO31	Pull-up 10K to 3VA	No USE
GPIO32	only CLKRUN#	I/O	CORE	N	3.3V	GPO	PCH_GPIO32	N/A	No USE
GPIO33	HDA_DOCK_EN#	I/O	CORE	N	3.3V	GPO	PCH_GPIO33	N/A	No USE
GPIO34	Unmultiplexed	I/O	CORE	N	3.3V	GPI	STP_PCI#	Pull-up 10K to VCC3	STP_PCI#
GPIO35	NMI#	I/O	CORE	N	3.3V	GPO	PCH_GPIO35	N/A	DDR_VCTL
GPIO36	SATA2GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO36	N/A	STRAP
GPIO37	SATA3GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO37	Pull-up 10K to VCC3	STRAP
GPIO38	SLOAD	I/O	CORE	N	3.3V	GPI	PCH_GPIO38	Pull-up 10K to VCC3	No USE
GPIO39	SDATAOUT0	I/O	CORE	N	3.3V	GPI	PCH_GPIO39	Pull-up 10K to VCC3	No USE
GPIO40	OC1#	I/O	Suspend	N	3.3V	Native	OC#1	Pull-up 10K to 3VSB	OC1#
GPIO41	OC2#	I/O	Suspend	N	3.3V	Native	OC#2	Pull-up 10K to 3VSB	OC2#
GPIO42	OC3#	I/O	Suspend	N	3.3V	Native	OC#3	Pull-up 10K to 3VSB	OC3#
GPIO43	OC4#	I/O	Suspend	N	3.3V	Native	OC#4	Pull-up about 3VSB	OC4#
GPIO44	PCIECLKRQ5#	I/O	Suspend	N	3.3V	Native	PCIECLKRQ5#	Pull-up 10K to 3VSB	PCIECLKRQ5#
GPIO45	PCIECLKRQ6#	I/O	Suspend	N	3.3V	Native	PCIECLKRQ6#	Pull-up 10K to 3VSB	PCIECLKRQ6#

GPIO	Alt Func	Type	POWER	SMI	TOL	DEFAULT	SIGNAL NAME	Pull up or Pull down	BIOS
GPIO46	PCIECLKRQ7#	I/O	Suspend	N	3.3V	Native	PCIECLKRQ7#	Pull-up 10K to 3VSB	PCIECLKRQ7#
GPIO47	is not available	I/O	Suspend	N	3.3V	Native			
GPIO48	SDATAOUT1	I/O	CORE	N	3.3V	GPI	PCH_GPIO48	Pull-up 10K to VCC3	No USE
GPIO49	SATA5GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO49	Pull-up 10K to VCC3	No USE
GPIO50	Unmultiplexed	I/O	CORE	N	5V	GPI	PCH_GPIO50	Pull-up 10K to VCC3	No USE
GPIO51	Unmultiplexed	I/O	CORE	N	3.3V	GPO	PCH_GPIO51	N/A	STRAP
GPIO52	Unmultiplexed	I/O	CORE	N	5V	GPI	PCH_GPIO52	Pull-up 10K to VCC3	No USE
GPIO53	Unmultiplexed	I/O	CORE	N	3.3V	GPO	PCH_GPIO53	N/A	STRAP
GPIO54	Unmultiplexed	I/O	CORE	N	5V	GPI	PCH_GPIO54	Pull-up 10K to VCC3	No USE
GPIO55	Unmultiplexed	I/O	CORE	N	3.3V	GPO	PCH_GPIO55	N/A	STRAP
GPIO56	is not available	I/O	Suspend	N	3.3V	Native			
GPIO57	Unmultiplexed	I/O	Suspend	N	3.3V	GPI	PCH_GPIO57	Pull-up 10K to 3VSB	NFC
GPIO58	SML1CLK	I/O	Suspend	N	3.3V	Native	PCH_SML1CLK	Pull-up 2.2K to 3VSB	PCH_SML1CLK
GPIO59	OC0#	I/O	Suspend	N	3.3V	Native	OC#0	Pull-up 10K to 3VSB	OC0#
GPIO60	SML0ALERT#	I/O	Suspend	N	3.3V	Native	PCH_SML0ALERT#	Pull-up 10K to 3VSB	No USE
GPIO61	SUS_SATA#	I/O	Suspend	N	3.3V	Native	SUS_STAT#	N/A	No USE
GPIO62	SUSCLK	I/O	Suspend	N	3.3V	Native	SUS_CLK	N/A	No USE
GPIO63	SLP_S5#	I/O	Suspend	N	3.3V	Native	SLP_S5#	N/A	No USE
GPIO64	CLKOUTFLEX0	I/O	CORE	N	3.3V	Native	NC	N/A	No USE
GPIO65	CLKOUTFLEX1	I/O	CORE	N	3.3V	Native	CK_48M_FLEX1	N/A	CK_48M_SIO
GPIO66	CLKOUTFLEX2	I/O	CORE	N	3.3V	Native	NC	N/A	No USE
GPIO67	CLKOUTFLEX3	I/O	CORE	N	3.3V	Native	CK_48M_FLEX3	N/A	CK_48M_CARD
GPIO68	Unmultiplexed	I/O	CORE	N	3.3V	GPI	PCH_GPIO68	Pull-up 10K to VCC3	No USE
GPIO69	Unmultiplexed	I/O	CORE	N	3.3V	GPI	PCH_GPIO69	Pull-up 10K to VCC3	No USE
GPIO70	Unmultiplexed	I/O	CORE	N	3.3V	Native	PCH_GPIO70	Pull-up 10K to VCC3	No USE
GPIO71	Unmultiplexed	I/O	CORE	N	3.3V	Native	PCH_GPIO71	Pull-up 10K to VCC3	No USE
GPIO72	BATLOW#	I/O	DSW	N	3.3V	Native	PCH_GPIO72	Pull-up 1K to 3VA	No USE
GPIO73	PCIECLKRQ0#	I/O	Suspend	N	3.3V	Native	PCIECLKRQ0#	Pull-up 10K to 3VSB	PCIECLKRQ0#
GPIO74	SMLTALERT# PCHHOT#	I/O	Suspend	N	3.3V	Native	PCH_SML1ALERT#	Pull-up 10K to 3VSB	NFC
GPIO75	SML1DATA	I/O	Suspend	N	3.3V	Native	PCH_SML1DATA	Pull-up 2.2K to 3VSB	PCH_SML1DATA



MICRO-STAR INT'L CO.,LTD

MS-AA821

Size Custom	Document Description Power Sequence	Rev 0A
Date: Thursday, June 06, 2013	Sheet 35 of 37	

SPEC

GPU N13P-GE1 (128M*16bit*8 = 2G) co-lay N14M-GE1 (128M*16bit*4 = 1G)

SIO change to 5533D

Use PS8625 eDP to LVDS converter

LAN change to 8111G

0A

Page 11 supports Quad SPI

Page 17 Reserve D-MIC

Page 23 Reserve incell touch 3 Pin

Page 23 LVDS connector change to old N32-2200120-H06

Page 24 Reserve NFC

Page 31 Remove SYS FAN

Page 17 JAMPR1 change to N32-1020B30-H06

Page 17 JAMPL1 & JMIC1 change to N32-1020B40-H06

Page 10 JBAT1 change to N32-1020B40-H06

1.0

Page 23 Modify PS_VDDEN# circuit to High active

Page 23 change BOM for PS8625 signal High active

Page 23 R186 & R180 no stuff

Page 23 U15 no stuff for cost down

Page 25 Modify wrong circuit

Page 25 Change C34 to 0.47uF C11-4747312-M09 for POWER team

Page 25 Change R16 & R30 to 3.24K ohm for POWER team suggest

Page 25 Change C14 to 100pF for POWER team suggest

Page 25 Change R39 to 280 ohm for POWER team suggest

Page 26 Change CHOK2、3、4 to L04-36B8021-L65 for POWER team suggest

Page 26 EC11、12、14 no stuff for cost down

Page 28 R74 change to 47.5K ohm

Page 21 Card Reader CLOCK change to PCH supply

Page 16 R541 no stuff for Vendor suggest

Page 16 R763 no stuff (SIO GP04 change to push-pull)

Page 43 Modify PEX_VDD circuit

Page 11 & 27 DDR_VCTL change to PCH GPIO31 (DSW)

Page 19 JHDDPWR1 change to N32-1040D31-H06 (防呆)

Page 23 add PCH_GPIO15 control panel on/off

Page 32 add HDMI Royalty

Page 16 & 27 Deep S3 control VCC_DDR POWER signal change to SIO GP25

AA821 0A

Page 3 del PCIE x16 because W/O GPU.

Page 9 del PCIE CLK because W/O GPU.

Page 30 move C674 to page30 because Del GPU.

Page 10,37 Add VGA Function.

Page 11 SUSACK# add pull hi to 3VA.

Page 11 Add PME# to SIO.

Page 11 PSOUT# change from 3VSB to 3VA.

Page 11 Add LDRQ to PCH.

Page 16 change SIO from NCT 5533 to 6779D

Page 16 Change to two COM port.

Page 16 check BIOS to disable ATX_PWR_OK pin.

Page 16 check RI circuit.

Page 16 Reserve DPWGD SX to G3 sequence circuit.

Page 32 Del GPU stand off H3~H6.

Page 3 Add prohot# from SIO..

Page 31,16 reserve SIO pin39,40 for LED states.

Page 15 Reserve stand off for minipcie short and long card colay.

Page 16 Remove some monitor voltage.

Page 10,32 Change BAT to socket type for costdown.

Page 10,15 COLAY mSATA.


Page 30 Add EMI suggestion.

Page 19 Change charge IC to 55593.

Page 26 unstuff Q51~Q53 for costdown.

need to check DPPWROK pull down 10K or not for BAT leak current issue?

need to check DPPWROK S5 to G3 sequence.

	MICRO-STAR INT'L CO.,LTD		
	MS-AA821		
	Size Custom	Document Description History	Rev 0A
Date: Thursday, June 06, 2013			Sheet 36 of 37

